

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
10/002,034	11/01/2001	Alexander Saldanha	21891.02101	4992
7590 11/10/2004		EXAMINER		
Crosby, Heafey, Roach & May			LEVIN, NAUM B	
P.O. Box 7936 San Francisco, CA 94120-7936			ART UNIT	PAPER NUMBER
,			2825	

DATE MAILED: 11/10/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)			
Office Action Summary		10/002,034	SALDANHA ET AL.			
		Examiner	Art Unit			
	· ·	Naum B Levin	2825			
Period	The MAILING DATE of this communication ap for Reply	pears on the cover sheet with t	he correspondence address			
TH! - Example affi - If i - Fa Ar	SHORTENED STATUTORY PERIOD FOR REPLE MAILING DATE OF THIS COMMUNICATION. Stensions of time may be available under the provisions of 37 CFR 1. Stensions of time may be available under the provisions of 37 CFR 1. Stensions of time may be available under the provisions of 37 CFR 1. Stensions of time may be available under the provisions of 37 CFR 1. The period for reply specified above is less than thirty (30) days, a replection of the period for reply is specified above, the maximum statutory period ailure to reply within the set or extended period for reply will, by statut may reply received by the Office later than three months after the mailing armed patent term adjustment. See 37 CFR 1.704(b).	136(a). In no event, however, may a reply of the statutory minimum of thirty (30 d will apply and will expire SIX (6) MONTHS te, cause the application to become ABAND	be timely filed O) days will be considered timely. From the mailing date of this communication. DONED (35 U.S.C. § 133).			
Status	,	,				
1)[∑	Responsive to communication(s) filed on 26 J	<u>July 2004</u> .				
2a)[This action is FINAL . 2b)⊠ This action is non-final.					
3)□	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.					
Dispos	sition of Claims					
4)⊠	Claim(s) 1-23 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. Claim(s) is/are allowed. Claim(s) 1-23 is/are rejected.					
5)[
· _						
7)[
8)_	Claim(s) are subject to restriction and/o	or election requirement.				
Applica	ation Papers					
	The specification is objected to by the Examine		·			
10)∑	The drawing(s) filed on <u>01 November 2001</u> is/a	are: a)⊠ accepted or b)□ ob	jected to by the Examiner.			
	Applicant may not request that any objection to the		, ,			
445	Replacement drawing sheet(s) including the correct		·			
11)L	The oath or declaration is objected to by the E	:xaminer. Note the attached Of	fice Action or form PTO-152.			
Priority	v under 35 U.S.C. § 119					
	Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority document 2. Certified copies of the priority document 3. Copies of the certified copies of the priority document and copies of the certified copies of the priority document and copies of the priority docume	nts have been received. nts have been received in Appli ority documents have been rec	ication No			
	application from the International Burea	` '''				
·	See the attached detailed Office action for a list	t of the certified copies not reci	eived.			
Attachme	ent(s)					
	tice of References Cited (PTO-892)	4) Interview Sumn	mary (PTO-413)			
	tice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Ma	ail Date			
	ormation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) per No(s)/Mail Date	6) Other:	nal Patent Application (PTO-152)			

Application/Control Number: 10/002,034 Page 2

Art Unit: 2825

DETAILED ACTION

1. This office action is in response to application 10/002,034 and amendment filed on 07/26/2004. Claims 1-23 remain pending in the application.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

2. Claims 1-23 are rejected under 35 U.S.C. 102(b) as being anticipated by Dupenloup (US Patent 6,205,572).

As to claims 1, 8, 13 and 17 Dupenloup discloses:

(1), (17) A method/computer readable media having stored instructions for synthesizing an integrated circuit design, the method comprising (col.78, II.9-18):

performing physical optimization (improvement to minimize layout area) of block (module) and wire placement, before performing logic synthesis (col.79, II.33-67; col.80, II.1-25);

partitioning (dissolving/pure down) the blocks (modules) into cores (sub-modules) and shells (combinational logic/output "registered", or driven, by flipflop) (col.10, ll.8-22; col.15, ll.20-47);

Application/Control Number: 10/002,034 Page 3

Art Unit: 2825

synthesizing (creating/grouping/ungrouping) the shells and cores (col.15, II.58-67; col.45, II.31-53; col.47, II.26-38); and

recombining (re-arranging) the cores and shells into blocks (loop for physical optimization) (col.45, II.31-38; col.45, II.54-67; col.46, II.1-32);

(8) A method for designing integrated circuits, the method comprising:

performing layout of physical blocks (modules) by estimating an area for each block (col.79, II.50-62);

connecting pins of the blocks (modules) with no timing constraints (col.79, II.63-67; col.80, II.1-11);

assigning each wire to a metal layer pair (col.80, II.12-17);

optimizing the speed (delay/timing) of each wire for its respective layer (col.41, II.11-28; col.70, II.45-52; col.80, II.12-17);

partitioning (dissolving/pure down) the blocks (modules) into cores (sub-modules) and shells (combinational logic/output "registered", or driven, by flipflop) (col.10, II.8-22; col.15, II.20-47);

synthesizing (creating/grouping/ungrouping) the shells (col.15, II.58-67; col.45, II.31-53; col.47, II.26-38);

synthesizing the cores (col.15, II.58-67; col.45, II.31-53; col.47, II.26-38); and recombining (re-arranging) the cores and shells into blocks (loop for physical optimization) (col.45, II.31-38; col.45, II.54-67; col.46, II.1-32);

(13) A method for reducing design cycle time for integrated circuits, the method comprising:

Application/Control Number: 10/002,034

Art Unit: 2825

laying out blocks (modules) by estimating an area for each block col.79, II.63-67; col.80, II.1-11);

minimizing a delay in each global wire (col.41, II.11-28; col.70, II.45-52; col.80, II.12-17);

partitioning (dissolving/pure down) each block (module) into a core (sub-module) and shells (combinational logic/output "registered", or driven, by flipflop) (col.10, II.8-22; col.15, II.20-47);

performing logic synthesis an each shell by utilizing a known delay for each wire (col.15, II.58-67; col.45, II.31-53; col.47, II.26-38);

performing logic synthesis on each core (col.15, II.58-67; col.45, II.31-53; col.47, II.26-38; col.70, II.20-52); and

recombining (re-arranging) the cores and shells into blocks (loop for physical optimization) (col.45, II.31-38; col.45, II.54-67; col.46, II.1-32).

As to claims 2-7, 9-12, 14-16 and 18-23 Dupenloup recites:

- (2), (18) The method, wherein performing physical optimization of block placement comprises estimating an area of each block (col.79, II.50-62);
- (3), (19) The method of Claim 2, wherein performing physical optimization of wire placement comprises determining a pin (I/O) assignment layout (col.80, II.13-17);
- (4), (9), (14), (20) The method, wherein performing physical optimization of wire placement further comprises selecting a layer for each wire based on wire length (col.80, II.13-17);

Art Unit: 2825

(5), (10), (14), (21) The method, wherein performing physical optimization of wire placement further comprises minimizing a delay in each wire by inserting buffers at optimal distances (col.41, II.10-27; col.10, II.1-22);

- (6), (11), (15), (22) The method/program, wherein synthesizing the shells comprises determining a proportion of time to assign to each shell on each side of a wire (col.4, II.60-62; col.15, II.37-47);
- (7), (12), (16), (23) The method of Claim 5, wherein after synthesizing the shells, the process of performing physical optimization of blocks and wires and partitioning the blocks is incrementally repeated if the wire delays are too long for shell synthesis (col.41, II.28-59).

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Naum B Levin whose telephone number is 571-272-1898. The examiner can normally be reached on M-F (8:00-4:30).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew S Smith can be reached on 571-272-1907. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Application/Control Number: 10/002,034 Page 6

Art Unit: 2825

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

NL

THUAN DO (AU-2825) Primary examiner 11/04/2004